University of Rochester

For the Media

Archive

Subscribe

University Communications

Futurity
Futurity.org: Discover the future with news from leading research universities

RSS feedsFacebookTwitterYouTubeLinkedIn


University Communications

Faculty Experts Directory



High-resolution image
(please include photo credit)

Eby G. Friedman

Distinguished Professor, Electrical And Computer Engineering
Arts, Sciences, and Engineering

Department of Electrical And Computer Engineering

Areas of expertise: VLSI circuits and systems, CMOS circuits, synchronization, clock distribution networks, interconnect noise, signal integrity, speed/power/srea tradeoffs, high performance digital and analog VLSI/ICs

Press contact:
Alan Blank
alan.blank@rochester.edu
585-275-2671

Related Links:
Eby Friedman Home Page


In the News

MIT Technology Review
Companies Put Their Heads Together to Make Chips That Stack Up
September 09, 2011

HoweStreet.com
3D Computing Is On the Way
June 30, 2011

Power Pulse.Net
Tyndall Workshop Redefines PwrSoC and Moves Toward Commercialization
October 19, 2010

Rochester Business Journal
CEIS Logs Record Economic Impact
November 15, 2006

News Releases

"Rochester Cube" First to Synchronize 3D Circuit
September 15, 2008

Center for Electronic Imaging Systems Announces Record $120 Million Economic Impact
November 15, 2007

Center for Electronic Imaging Systems Announces Record $114 Million Local Economic Impact
November 16, 2006

Center for Electronic Imaging Systems Receives $2 Million From State to Dramatically Grow Local Biomedical Imaging Businesses
October 19, 2006



Biography
Eby Friedman focuses on the design and analysis of high performance digital and analog integrated circuits, and supporting design techniques, methodologies, CAD tools, and circuit structures. Speed, area, power dissipation, and reliability tradeoffs in CMOS technology are investigated in terms of application-specific constraints and related circuit level limitations. Analog signal concepts are applied to the design and analysis of IC-based systems to maximize both circuit and system level performance while satisfying the complexity requirements inherent to the VLSI environment.